

#12 / Letter to Draft  
T. Robert Brown  
2/1/02

PATENT  
EMC-97-060

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE



<b>APPLICANT:</b>	Reema Gupta, Yao Wang, and Alesia Tringale	<b>GROUP ART UNIT:</b>	2154
<b>U.S.S.N.:</b>	09/213,613	<b>EXAMINER:</b>	Andrew Caldwell
<b>FILING DATE:</b>	December 18, 1998	<b>CONFIRMATION NO.</b>	6656
<b>TITLE:</b>	MESSAGING MECHANISM FOR INTER PROCESSOR COMMUNICATION		

Attn.: *Official Draftsperson*  
Assistant Commissioner for Patents  
Washington, DC 20231

LETTER TO OFFICIAL DRAFTSPERSON

Sir:

RECEIVED  
MAR 25 2002  
Technology Center 2100

Subject to the approval of the Primary Examiner in this case, enclosed for filing are thirty-eight (38) sheets of Formal Drawings, Figures 1-33, labeled, for the above-referenced patent application. Also enclosed is a copy of PTO Form 948, "Notice of Draftsperson's Patent Drawing Review."

Please charge any fees occasioned by this submission to Deposit Account 05-0889.

Respectfully submitted,

Dated:

*Krishnendu Gupta*


Krishnendu Gupta (Reg. No. 37,977)  
Attorney for Applicant  
EMC Corporation  
35 Parkwood Drive  
Hopkinton, MA 01748-9103  
508.435.1000, ext. 76654  
508.293.7189 Facsimile

Applicant:  
U.S.S. No. 09/213,613  
Title:  
Filing Date:  
Attorney:

Reema Gupta, Yao Wang, and Alesia Tringale  
09/213,613 / Confirm. No. 6656  
Messaging Mechanism for Inter Processor Communication  
December 18, 1998 / Docket No.: EMC-97-060  
Krishnendu Gupta, Esq. (Reg. No. 37,977)

1/38

COPY OF PAPERS  
ORIGINALLY FILED



**FIG. 1**  
(PRIOR ART)

2 / 38

ESCON FRONT END  
(PRIOR ART)





FIG. 2

3/38

FIG. 3  
(PART I)



CONTINUE TO FIG. 3 (PART II)

4 / 38

CONTINUE TO FIG. 3 (PART I)





FIG. 3  
(PART II)



6 / 38



Allocation Map.

***FIG. 4B***

7/38

	0	7	8	15
0	Data Adr			DSLT
1	Data Len			
2	Fstatus		SCRC	
3	Dest Link Addr		0000	Dest Log Adr
4	Src Link Addr		0000	Src Log Adr
5	Link Control		IFI	
6	Device Adr 0		Device Adr 1	
7	DHF		XX	

Device Frame

Header Structure.

**FIG. 4C**

	0	7	8	15
0	Data Adr			DSLT
1	Data Len			
2	Fstatus		XX	
3	Dest Link Addr		0000	Dest Log Adr
4	Src Link Addr		0000	Src Log Adr
5	Link Control		XX	

Link Frame Header


Structure.

**FIG. 4D**




8/38

FIG. 5A



9 / 38



Store Allocation Map.

**FIG. 5B**

10/38

0	Dest Link Addr	
1	0000	Dest Log Adr
2	Src Link Addr	
3	0000	Src Log Adr
4	Link Control	
	DIB (Here or FIFO)	
	.	
	.	
	.	

Link Frame Header  
Structure.

*FIG. 5C*


0	Dest Link Addr	
1	0000	Dest Log Adr
2	Src Link Addr	
3	0000	Src Log Adr
4	Link Control	
5	IFI	
6	Device Adr 0	
7	Device Adr 1	
8	DHF	
	DIB (Here or FIFO)	
	.	
	.	
	.	

Device Frame  
Header Structure

*FIG. 5D*

11/38


FIG. 6





13 / 38

FIG. 8



14/38





diagram shows the relationship between the Global Memory address and the Upper/Lower pointers

FIG. 9

15/38




A diagram indicating how the Upper and Lower pointers would progress for a Global Memory read operation.

FIG. 10



16 / 38


Lower Arbiter



**FIG. 11**

17/38


**Lower Control**



***FIG. 12***

18/38


**Lower Completer**



***FIG. 13***

19 / 38


Upper Arbiter



**FIG. 14**

20 / 38


Upper Control



**FIG. 15**


21/38

UPPER COMPLETER



**FIG. 16**

22 / 38



**FIG. 17**

23/38

Table I

Mnemonic	Size	Description												
Data Adr	16b	FrameStore Location of data (DIB) portion of frame. If Data Addr=0x0000, DIB is in G-FIFO.												
DSL.T	3b	DSL.T is actually the 3 low-order bits of Data Addr. If DSL.T=0x0, the DIB is in G-FIFO. If DSL.T=0x1 thru 0x7, the DIB is in the corresponding FrameStore slot.												
Data Len	11b	Length of data (DIB) portion of frame. Does not include frame header or Escon CRC.												
Fstatus	8b	<table><tr><td>0</td><td>3</td><td>4</td><td>5</td><td>6</td><td>7</td></tr><tr><td>ERROR</td><td>Full</td><td>0</td><td>EOF</td><td>SOF</td><td></td></tr></table> <p><b>ERROR:</b></p> <p>0000 = No Error 0001 = CRC Error 0010 = Control character received in frame 0011 = Invalid character received in frame 0100 = Maximum size of frame exceeded 0101 = Frame reception ended by 2 IDLE characters 0110 = Frame reception ended by ABORT delimiter 0111 = Frame reception ended by Invalid EOF delimiter</p> <p><i>The following errors cause Frame Reception to stop</i></p> <p>1000 = Frame reception ended by LOS detection 1001 = Frame reception ended by Sequence detection 1010 = Frame reception by SOF delimiter 1100 = Frame reception ended by G-FIFO overflow</p> <p>Full: 1=This frame caused the FrameStore header section to become Full. EOF: 0=PEOF detected; 1=DEOF detected SOF: 0=PSOF detected; 1=CSOF detected</p> <p>CRC covering DIB of received frame. Only valid for Device-frames independent of Whether the DIB goes to FrameStore or G-FIFO.</p>	0	3	4	5	6	7	ERROR	Full	0	EOF	SOF	
0	3	4	5	6	7									
ERROR	Full	0	EOF	SOF										
SCRC	8b													

FIG. 18



Table II

8100 0320 [WO]: ESCON Receiver Control Register

		4		8		12		16		20		24		28	
CMC	RSVD	RSVD	FSI	CBER	RSVD	RSVD	RSVD	EnG	G	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

Notes

Mnemonic Size Description

CMC	1b	1=Clear Machine Check conditions
FSI	1b	1=Enable Frame Reception (Clear STOPPED)
CBER	1b	Interrupt and conditions
EnG	1b	1=Clear BER Condition
G	1b	1=Enable loading G bit
		1=Put next incoming frame into G-FIFO
		0=Put next incoming frame into FrameStore
EnBx	1b	1=Enable loading BINDX
BINDX	5b	Boundary Index (written only when EnBx = 1)

FIG. 19

[RO]: ESCON Receiver Status Register

## Notes

FIG. 20

26 / 38

Table IV

8100 0324 [RW] : ESCON Receiver Mask-Miscellaneous Register

		4		8		12		16		20		24		28	
StpEn	LoSEn	ReqEn	IdlEn	VsqEn	FrmEn	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RW	RW	RW	RW	RW	RW	R	R	R	R	R	R	R	R	R	R

Notes

Mnemonic Size Description

StpEn	1b	1=Enable Stop Interrupt
LoSEn	1b	1=Enable LOS Interrupt
RsqEn	1b	1=Enable Rsq interrupt
IdlEn	1b	1=Enable Idle interrupt
VsqEn	1b	1=Enable VSQ interrupt
FrmEn	1b	1=Enable Frame interrupt
HLB	1b	Enable Hotlink Loopback: 1=Receive data from Hotlink Transmitter 0=Receive data from Optical Link
EndDisp	1b	1=Enable G-FIFO disparity generator
Busy	1b	1=Software is busy. Instruct hardware to return Link-Busy for connection frames.
BER	1b	1=Bit-error Violation detected. Software must write '1' to clear this bit.
MajR	4b	Major Revision of RCVR LCA
MinR	4b	Minor Revision of RCVR LCA

FIG. 21

Table V

8100\_0328 [RW]: ESCON Receive Diagnostic Register

		4				8				12				16				20				24				28			
0	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	WtBOF	BOFD	BOFD	BOFD	BOFD	BOFD	BOFD	BOFD
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	W	RW	RW	RW	RW	RW	RW	RW

Notes

Mnemonic Size Description

WtBOF 1b 1=Execute write operation to incoming G-FIFO Write-Only  
BOFD 8b Data byte to be written to incoming G-FIFO.  
Initializes to 00h when RCVR is reset.

27/38

FIG. 22

28 / 38

Table VI

8100 0340 [RW] : ESCON Transmitter Frame Register

		4		8		12		16		20		24		28	
TxSt	G	HLOC	HLOC	DELIM	DELIM	EnP	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

### Notes

Write-Only  
Link frames should  
have bit clear; Device  
frames can have either  
clear/set

### Mnemonic Size Description

TxSt	1b	1=Start frame transmission
G	1b	Location of Frame DIB: 0=DIB in Frame Store 1=DIB in G-FIFO
HLOC	2b	Location of Frame Header
DELIM	2b	Frame Delimiters: 00=PSOF,PEOF 01=CSOF,PEOF 10=PSOF,DEOF 11=Not Defined
EnP	1b	1=Enable Pacing (pacing bytes are appended to end of this frame)
FrLen	11b	Frame Length (Header + DIB)

FIG. 23

29 / 38

Table VII

8100 0344 [WO] : ESCON Transmitter Control Register

	4		8		12		16		20		24		28	
CMC	RSVD	CFE	FSEn	FEEn	CCRC	FXP	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W

Notes

Mnemonic Size Description

- CMC 1b 1=Clear Machine Check conditions
- CFE 1b 1=Clear Frame-Error interrupt and conditions
- FSEn 1b 1=Enable Frame-Sent interrupt
- FEEn 1b 1=Enable Frame-Error interrupt
- CCRC 1b 1=Clear the Xmit G-FIFO Symmetrix CRC
- FXP 1b 1=Flush the entire Xmit pipeline

FIG. 24

30 / 38

Table VIII

8100 0344 [RO] : ESCON Transmitter Status Register

0				4				8				12				16				20				24				28			
DPE	FS	FE	FSEn	FEEn	GMT	OVF	GPE	FPE	IW	IRQ	XPf	XPE	GE	BSY	RSVD	GCRC	GCRC	GCRC	GCRC	GCRC	GCRC	GCRC	MajR	MajR	MajR	MinR	MinR	MinR	MinR		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R		

Notes

Mnemonic

Size

Description

Notes

DPE	1b	1=CPU Data Parity Error on White (Cleared when XmitCtl/CMC is asserted)	UGLY
FS	1b	Frame-Sent status	GOOD
FE	1b	Frame-Error status	BAD
FSEn	1b	1=Frame-Sent interrupt enabled	
FEEn	1b	1=Frame-Error interrupt enabled	
GMT	1b	1=Xmit G-FIFO Empty (while sending frame)	BAD
OVF	1b	1=Frame Overflow (Frame > 1035 bytes)	BAD
GPE	1b	1=Xmit G-FIFO Parity Error	BAD
FPE	1b	1=Xmit FrameStore Parity Error	BAD
IW	1b	1=Illegal Write	BAD
IRQ	1b	1=Illegal Request	BAD
XPf	1b	1=Xmit Pipe Full	
XPE	1b	1=Xmit Pipe Empty	
GE	1b	1=Xmit G-FIFO Empty	live status/empty flag
BSY	1b	1=Xmit FrameStore Busy Error	BAD
GCRC	8b	Xmit G-FIFO Symmetric CRC	
MajR	4b	Major Revision of XMIT LCA	
MinR	4b	Minor Revision of XMIT LCA	

FIG. 25

31 / 38

Table IX

8100 0348 [RW] : ESCON Transmitter Pacing-Loop-Sequence Register

0	4	8	12	16	20	24	28
SEQ SEQ SEQ SEQ	SDO TXEN EnDisp	RSVD Pace Pace Pace Pace	Pace Pace Pace Pace	BIST SVS RSVD RSVD RSVD RSVD	RSVD RSVD RSVD RSVD	BLC BLC BLC BLC	BLC BLC BLC BLC
0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0
RW RW RW RW	RW RW RW RW	RW RW RW RW	RW RW RW RW	RW RW RW RW	RW RW RW RW	RW RW RW RW	RW RW RW RW

Notes

Mnemonic Size Description

SEQ	4b	Sequence Identifier 1111 : Offline 1001 : Not Operational 1011 : UD 1101 : UDR xxx0 : Idle 0xx1 : Reserved	
SDO	1b	1=Enable Pseudo Frame condition	Active-Low
TXEN	1b	0=Enable Fiber-Optic Transmitter	
EnDisp	1b	1=Enable Xmit G-FIFO disparity checker	
Pace	8b	Pacing Count - 1's complement	
BIST	1b	0=Enable Hotlink Built-In Self-Test (diagnostic)	not yet implemented
SVS	1b	1=Send Violation Sequence (diagnostic)	not yet implemented
BLC	8b	BIST Loop Counter (diagnostic)	not yet implemented

FIG. 26



Table X

8100 034C [RO]: ESCON Transmitter Bottom-Of-FIFO Register

0	4				8				12				16				20				24				28			
	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

Mnemonic	Size	Description	Notes
BOFD	8b	Data byte read from outgoing G-FIFO	Read-Only

FIG. 27

32/38

33 / 38

Table XI

8100 0310 [RW]: Assembler / Disassembler Command Register

		4		8		12		16		20		24		28	
EnXfr	DIR	EnDSP	wCRC	FF	RSVD	RSVD	PAD	Acrc0	Acrc1	Acrc2	Acrc3	Acrc4	Acrc5	Acrc6	Acrc7
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

Notes

Mnemonic Size Description

EnXfr 1b 1=Enable Transfer  
Dir 1b 1=Write (line to DPR)  
0=Read (DPR to Line)  
EnDSP 1b 1=Enable disparity generator  
wCRC 1b 1=Enable appending CRC to end of data  
FF 1b 1=Flush FIFO  
PAD 1b 1=Enable 0 padding through ADT pipe  
Acrc0-Acrc7 8b Accumulated CRC for current transfer  
XC0-XC15 16b Number of bytes to transfer

Readback gives # of  
bytes remaining to  
transfer

FIG. 28

Table XII

8100 0314 [RW] : Assembler / Disassembler Status Register

0				4				8				12				16				20				24				28			
CC	Idle	REQ	CRCn7	RxFnE	TxFF	RSVD	PAD	XPErr	PDErr	PAErr	PRErr	RSVD	RSVD	RSVD	MajR	MajR	MajR	MajR	MajR	MajR	MajR	MinR	MinR	MinR	MinR	MinR	MinR	MinR			
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
RW	R	R	R	R	R	R	RW	RW	RW	RW	RW	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R			

Mnemonic	Size	Description	Notes
CC	1b	1=Machine is Idle	H/W diagnostic use
REQ	1b	1=ADT Request Outstanding to Middle Machine	BAD
PFErr	1b	1=Parity Error in SCSI transfer	BAD
Pderr	1b	1=Processor Data Bus Parity Error detected	BAD
Paerr	1b	1=Processor Address Bus Parity Error Detected	BAD
CRCErr	1b	1=CRC not zero	
Accr0-Accr7	8b	Accumulated CRC for current transfer	
CC0-CC15	16b	Current transfer count	

34/38

FIG. 29

RECEIVED

35 / 38

Table XIII

FIG. 30

8100 0300 [RW]: ADT Primary Address Pointer  
8100 0700 [RW]: DMA0 Primary Address Pointer  
8100 0B00 [RW]: DMA1 Primary Address Pointer  
8100 0F00 [RW]: COPY Primary Address Pointer

0	4	8	12	16	20	24	28
AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15 AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31							
0 0							
RW RW							

Notes

AD0-AD31 32b Primary Global Memory Dword Address, or Source Address for COPY operation

Table XIV

FIG. 31

8100 0304 [RW]: ADT Mirror / Copy Address Pointer  
8100 0704 [RW]: DMA0 Mirror / Copy Address Pointer  
8100 0B04 [RW]: DMA1 Mirror / Copy Address Pointer  
8100 0F04 [RW]: COPY Mirror / Copy Address Pointer

0	4	8	12	16	20	24	28
AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15 AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31							
0 0							
RW RW							

Notes

AD0-AD31 32b Mirror Global Memory Dword Address for Mirror Write Operations, or Destination Address for COPY operation

Table XV

8100 0308 [RW]: ADT Command & Transfer Length Register  
 8100 0708 [RW]: DMA0 Command & Transfer Length Register  
 8100 0B08 [RW]: DMA1 Command & Transfer Length Register  
 8100 0F08 [RW]: COPY Command & Transfer Length Register

FIG. 32

0			4			8			12			16			20			24			28								
RSVD	TL0	TL1	TL2	TL3	TL4	TL5	TL6	TL7	TL8	TL9	TL10	TL11	TL12	TL13	RSVD	MIR	COPY	FP	IEC	FE	EOT	RSVD	RW	XOR	SVC	LOCK	RSVD	SPAR	EC
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

36 / 38

Applicants: Reema Gupta, Yao Wang, and Alesia Tringale  
 U.S.S.N.: 09/213,613 / Confirm. No. 6656  
 Title: Messaging Mechanism for Inter Processor Communication  
 Filing Date: December 18, 1998 / Docket No.: EMC-97-060  
 Attorney: Krishnendu Gupta, Esq. (Reg. No. 37,977)

## Notes

## Mnemonic Size Description

TL0-TL13 14b Number of Dwords to read or write  
 MIR 1b 1=Mirror all Global Memory writes to the Mirror Address given in the Mirror Address Pointer  
 COPY 1b 1=Perform a true DMA operation; Reads occur from the Primary Address Pointer, Writes are destined for the Copy Address Pointer; Transfer length is given by TL0-13.  
 FP 1b Middle Machine First Pass internal arbiter bit  
 IEC 1b Middle Machine Internal Enable Channel  
 FE 1b 1=Fatal Error Occurred During Transfer  
 EOT 1b 1=End Of Transfer has occurred  
 RW 1b 1=Force End Of Transfer protocol in Middle Machine  
 0=Read  
 0=Write  
 XOR 1b 1=XOR the new data with the current data in Global Memory, then store the result in Global Memory  
 SVC 1b 1=Backplane cycles will be initiated as Service Cycles  
 LOCK 1b 1=Lock Memory  
 RSVD 1b Reserved Command bit  
 SPAR 1b Backplane SPARE bit  
 EC 1b 1=Enable Channel  
 0=Disable Channel

RW must be set;  
 SVC&MIR are illegal;  
 XOR may be used  
 Must be set to '1'  
 Must be set to '1'

When Read  
 When Written

Only valid for Writes with  
 or without Mirror

Mustbe set to '0'  
 Must be set to '0'  
 An interrupt will be generated after the Middle Machine completes current pass

Table XVI

8100 030C [RW]: ADT Status/Upper & Lower Pointers  
8100 070C [RW]: DMA0 Status/Upper & Lower Pointers  
8100 0B0C [RW]: DMA1 Status/Upper & Lower Pointers  
8100 0F0C [RW]: COPY Status/Upper & Lower Pointers


0							4							8							12							16							20							24							28						
ERR	CTMS	ETNZ	UEC0	UEC1	MPE	RSVD	INITS	CC0	CC1	CC2	CC3	LECO	LEC1	LEC2	DMC	UPO	UP1	UP2	UP3	UP4	UP5	UP6	UP7	LPO	LP1	LP2	LP3	LP4	LP5	LP6	LP7																								
0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																								
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW																								

FIG. 33  
PART I

**Table XVI**

**38/38**

Mnemonic	Size	Description	Notes
ERR	1b	1=An Error Occurred during the transfer	
CTMS	1b	1=Count Miss occurred	
ETNZ	1b	1=Ending Transfer Count Not Zero error occurred	
UECO-1	2b	Upper Error Codes	See table below
MPE	1b	1=Machine Parity Error occurred (CPU Parity Error / Internal Parity Error)	
INITS	1b	1=Global Memory reported Initial Status	
CC0-CC3	4b	Ending Global Memory Condition Codes	0101=good status
LEC0-2	3b	Lower Error Codes	See table below
DMC	1b	1=DMA Operation Completed	
UP0-UP7	8b	Upper Machine DPR Pointer	
LP0-LP7	8b	Lower Machine DPR Pointer	

**M0/M1 Condition Codes:**

Condition Code	Meaning	Notes
0101 (5)	Good Ending Status (No Errors)	
1001 (9)	Protocol Error	
1110 (E)	Count Miss	
1000 (8)	R/W Mismatch	
1010 (A)	Multi-bit Error	
0011 (3)	Single-bit Error	
0111 (7)	Memory Internal Error	
1101 (D)	More Than One Ending Status Error	

**Upper Error Codes:**

**Lower Error Codes:**

Code	Meaning	Code	Meaning
00 (0)	No Upper Machine Hardware Errors	000 (0)	No Lower Machine Hardware Errors
01 (1)	Short Timeout Occurred	001 (1)	Single-Bit ECAC Error Detected
10 (2)	Long Timeout Occurred	010 (2)	Reserved
11 (3)	Lock Timeout or Upper Machine Command Parity Error Occurred	011 (3)	Multi-Bit EDAC Error Detected
		100 (4)	Parity Error detected on SDIO bus
		101 (5)	Reserved
		110 (6)	Illegal Lower Machine/ASMD Transfer Size Detected
		111 (7)	ASMD Lower Machine Command Parity Error